

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/518,178	12/15/2004	Johannes Verhees	NL02 0513 US	5722	
24738	7590 12/13/2005		EXAMINER		
	LECTRONICS NORTH A	A, MINH D			
	ΓUAL PROPERTY & STAN ΔΥ DRIVE, M/S-41SJ	ART UNIT	PAPER NUMBER		
SAN JOSE, CA 95131			2821		
		DATE MAILED: 12/13/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

-	rî
_	11
r	v
	۶.

			Application No.		Applicant(s)			
		10/518,178	,	VERHEES ET AL.				
Office Action Summary			Examiner		Art Unit			
		•	Minh D. A		2821			
Period fo	- The MAILING DATE of this commur r Reply	nication appe	ears on the cover s	sheet with the c	orrespondence ad	dress		
WHIC - Exten after 9 - If NO - Failur Any re	DRTENED STATUTORY PERIOD F HEVER IS LONGER, FROM THE N sions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this come period for reply is specified above, the maximum si e to reply within the set or extended period for reply apply received by the Office later than three months d patent term adjustment. See 37 CFR 1.704(b).	MAILING DA s of 37 CFR 1.130 munication. tatutory period wi y will, by statute, o	TE OF THIS COM 6(a). In no event, however Ill apply and will expire SI cause the application to be	MMUNICATION er, may a reply be tim X (6) MONTHS from the the come ABANDONED	l. ely filed he mailing date of this co O (35 U.S.C. § 133).			
Status				•				
1) 又	Responsive to communication(s) file	ed on <i>12/15</i>	/04.					
·	This action is FINAL . 2b)⊠ This action is non-final.							
/	Since this application is in condition	,			secution as to the	e merits is		
.—	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition	on of Claims							
4)⊠	Claim(s) <u>1-8</u> is/are pending in the a	pplication.						
	4a) Of the above claim(s) is/are withdrawn from consideration.							
	Claim(s) is/are allowed.							
·	Claim(s) <u>1-7</u> is/are rejected.							
·	Claim(s) <u>8</u> is/are objected to.							
8)□	Claim(s) are subject to restric	ction and/or	election requirem	ent.				
Application	on Papers							
9) 🗀 🤈	The specification is objected to by th	e Examiner						
,—	The drawing(s) filed on is/are			cted to by the E	xaminer.			
•	Applicant may not request that any obje	-	•					
	Replacement drawing sheet(s) including					FR 1.121(d).		
11)[The oath or declaration is objected to	o by the Exa	aminer. Note the a	ttached Office	Action or form PT	O-152.		
Priority u	nder 35 U.S.C. § 119							
a)[Acknowledgment is made of a claim All b) Some * c) None of:		·		-(d) or (f).			
	1. Certified copies of the priority				NI			
	2. Certified copies of the priority			* *		Cinna		
	3. Copies of the certified copies	-	•		u in inis National	Stage		
* 9	application from the Internation ee the attached detailed Office action		•		4			
J.	ee the attached detailed Office action	ni ioi a list c	or the certified cop	ics not received	.			
Attachment	(s)			•				
	of References Cited (PTO-892)			terview Summary (
	of Draftsperson's Patent Drawing Review (F		_	aper No(s)/Mail Da otice of Informal Pa	te atent Application (PTC)-152)		
	ation Disclosure Statement(s) (PTO-1449 or No(s)/Mail Date 12/15/04.	PTO/SB/08)	· ==	ther:	nent Application (FTC	r- 10 L J		

Art Unit: 2821

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 2. Claims 1-5 are rejected under 35 U.S.C. 102(a) as being anticipated by Ten Pierick et al (US 6,348,819).

Regarding claim 1, Ten Pierick et al discloses a control circuit(10) for controlling an electrical signal over a load(load circuit(4)) such as a deflection circuit of a Cathode Ray Tube, comprising a first transistor(switch) for switching the electrical signal over the load (4), wherein the load coupled to a collector and an emitter of the first transistor and wherein the control circuit(3) comprises a resonance circuit is coupled to a basis and the emitter f the first transistor for driving the first transistor, a power supply which is coupled to the resonance circuit for driving the resonance circuit, a pulse generating circuit which is coupled to the power supply and the resonance circuit, and a processing tunit with a memory unit characterised in that, the memory unit is arranged to be loaded with control information concerning predetermined states of the load and measurement circuit for corresponding predetermined optimal control adjustments of the power supply and/or the pulse generating circuit, wherein the processing unit is arranged for optimally controlling the electrical signal by controlling the first transistor via the power supply and/or via the pulse generating circuit

Art Unit: 2821

for an actual state of the load on the basis of the control information loaded in the memory unit. See figures 1-4, col.2, lines 65-67 to col.6, lines 1-48.

Regarding claim 2, Ten Pierick et al discloses a control circuit for controlling an electrical signal over a load, the pulse generating circuit is arranged for generating a pulse signal for switching the first transistor via the resonance circuit. See figure 2.

Regarding claim 3, Ten Pierick et al discloses, the processing unit is coupled to the power supply for controlling the power supply. See figures 1-2.

Regarding claim 4, Ten Pierick et al discloses the control circuit for controlling the pulse generating circuit wherein the pulse generating circuit is arranged for pulse-width modulation of the pulse signal. See figures 1-4.

Regarding claim 5, Ten Pierick et al discloses the control circuit for controlling an electrical signal, the pulse generating circuit comprises a second transistor, a pulse generator which is coupled to a basis and an emitter of the second transistor and a transformer wherein a first coil f the transformer is coupled to the power supply and a collector of the second transistor and wherein a second coil of the transformer is coupled to the resonance circuit. See figure 2.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said

Art Unit: 2821

subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 6-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Prior art in view of Ten Pierick et al (US 6,348,819).

Regarding claims 6-7, Ten Pierick essentially discloses the claimed invention but does not explicitly disclose that the usages in LCR circuit or microprocessor and memory a digital EEPROM. It would have been an obvious matter of design choice to employ Ten Pierick in any desired interest environment in order to maximize the usage of his invention, since applicant does not disclose that, all of these limitations can solve any stated problem and for any particular purpose. Therefore, it appears that the invention would not provide any improvement but merely apply the invention in different presentation.

Allowable Subject Matter

5. Claim 8 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

Prior art does not teach that, the control circuit f having the steps of: coupling the basis and the emitter of the first transistor with factory measurement and control equipment; coupling the processing unit with factory measurement and control

Art Unit: 2821

equipment; adjusting the load in an actual state of the load wherein the actual state of the load is one of the predetermined states of the load; adjusting the power supply (18) of the control circuit in a number of subsequent control adjustments of the power supply (18) for the actual state of the load with the factory measurement and control equipment, wherein the factory measurement and control equipment adjusts the processing unit, and wherein the processing unit controls the power supply in a number of control adjustments of the power supply; measuring voltage response characteristics with the basis and the emitter of the first transistor (8) for each of the number of control adjustments of the power supply for the actual state of the load with the factory measurement and control equipment; selecting an optimal control adjustment from the number of control adjustments of the power supply for the actual state of the load on the basis of the measured voltage response characteristics with the factory measurement and control equipment; storing control information relating to the optimal control adjustment for the actual state of the load in the memory unit of the control circuit with the factory measurement and control equipment recited in dependent claim 8.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure Hasegawa (US 6,046,623) and Suda et al (US 5,397,914) are cited to show a driving circuit for CRT.

Art Unit: 2821

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Examiner Minh A whose telephone number is (571) 272-1817. The examiner can normally be reached on M-F (5:30 –2:30 PM).

If attempts to reach the examiner by telephone is unsuccessful, the examiner's supervisor, Don Wong, can be reached on (571) 272-1834. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9306 for regular communications and (703) 872-9319 for final communications.

Any inquiry of a general nature or relating to the status of this application should be directed to the Technology Center receptionist whose telephone number is (571) 272-1553.

Primary Examiner

Examiner

Minh A

Art unit 2821

12/12/05